With IBM9rf, I couldn't merge the shared diffusion area.

Discussion in 'Cadence' started by alexsoton, Feb 9, 2008.

  1. alexsoton

    alexsoton Guest

    I am using IBM9rf 90nm CMOS technology and trying to merge the shared
    source of a common centroid interdigitated differential pair by hand.
    But first of all, since there is a gate extension associated with each
    MOS in IBM9rf, the gate A simply overlaps gate B (e.g. a differential
    transistor pairs of A and B, with intedigitated layout like ABBA) when
    I tried to merge the sources. Second, for a pair of transistor A and
    B, the LVS only recognizes the whole layout as one single transistor
    with m=1 and nf=4, instead of the four transistor with m=1 and nf=1
    each. Anyone knows the problem?
    Thanks.
    Xiaochen
     
    alexsoton, Feb 9, 2008
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Network Shared Tool Palettes with 2005 - suggestions?

  2. Merge the pline quickly

  3. How to solve layout Minimum Density Area across chip / CHIP Area must be >= 14%

  4. Diffusion layer connecting is prohibited, how should I write rules?

  5. IBM9RF error: "unknown parameter name X used to initialize Y"

  6. Couldn't access full transient simulation data

  7. Is this possible, area of a sheetmetal part (square area)

  8. Triming or deleting a hatched area within a hatched area, after the fact

Loading...