Virtuoso Compactor Rules for tsmc .18 native

Discussion in 'Cadence' started by Mark Holland, Jun 10, 2004.

  1. Mark Holland

    Mark Holland Guest

    My technology file for the tsms .18 native process doesn't have any
    compaction rules. Is there a way to get a standard set of compaction
    rules, or is it something that I'll have to write for myself?

    thanks

    -Mark
     
    Mark Holland, Jun 10, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. TSMC 025 minimum density of a CTM area design rule.

  2. Is there any difference between virtuoso and virtuoso XL?

  3. UMC to TSMC Help!

  4. difference between the VIRTUOSO PLATFORM L and VIRTUOSO PLATFORM XL

  5. TSMC 90nm library spice deck

  6. PADS/ESD cells in TSMC & UMC 0.18u kits?

  7. layer rules class in Virtuoso techfile

  8. Searching for Native CAD viewer that provides distributable *.exe file

Loading...