VHDL-AMS ?

Discussion in 'Cadence' started by yaveh (Yet Another Vhdl Engineer Hoping), Oct 30, 2006.

  1. yaveh (Yet Another Vhdl Engineer Hoping)

    yaveh (Yet Another Vhdl Engineer Hoping) Guest

    Any experience with the AMS Simulator in this newsgroup ?
     
    yaveh (Yet Another Vhdl Engineer Hoping), Oct 30, 2006
    #1
  2. yaveh (Yet Another Vhdl Engineer Hoping)

    Andrew Beckett Guest

    Yes. There's probably more posts on it in the forum at
    http://www.designers-guide.org though.

    Andrew.
     
    Andrew Beckett, Oct 31, 2006
    #2
  3. yaveh (Yet Another Vhdl Engineer Hoping)

    yaveh (Yet Another Vhdl Engineer Hoping) Guest

    yaveh (Yet Another Vhdl Engineer Hoping), Oct 31, 2006
    #3
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. how to run VHDL-AMS Simulation in Cadence

  2. runnig vhdl-ams

  3. problem with using "Real" type signals in VHDL-AMS on ncsim

  4. how to increase blow up limits of a quantity in Cadence VHDL-AMS simulator

  5. VHDL-Ams AMS Designer

  6. VHDL-AMS: assert as simultaneous statement

  7. VHDL-AMS Q'Ltf

  8. config cellviews in Hierarchy Editor vs. VHDL configurations for AMS Designer i.e. ncsim

Loading...