VHDL-Ams AMS Designer

Discussion in 'Cadence' started by Stefan Klein, Aug 17, 2005.

  1. Stefan Klein

    Stefan Klein Guest

    HI

    I am trying to write an Transistor Model for MOS Level3 using VHDL-AMS
    with AMS designer. On your System is ldv5.1 installed.

    I first tried to use procedural but that did not work. Next i only used
    simultaneous statements even for the variables, which i declared as free
    quantities, and initiliazied them by using break statements. That did
    not work either. I got an error with the break statements.

    I hope anyone can give me a hint how i can use quantities to evaluate
    some variables, which can be used the to calculate other quantities.

    cheer

    stefan
     
    Stefan Klein, Aug 17, 2005
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. how to run VHDL-AMS Simulation in Cadence

  2. runnig vhdl-ams

  3. problem with using "Real" type signals in VHDL-AMS on ncsim

  4. how to increase blow up limits of a quantity in Cadence VHDL-AMS simulator

  5. VHDL-AMS ?

  6. VHDL-AMS: assert as simultaneous statement

  7. Visual IP Designer interresting new EDA tool/Automatic VHDL Generation

  8. config cellviews in Hierarchy Editor vs. VHDL configurations for AMS Designer i.e. ncsim

Loading...