verilog-A

Discussion in 'Cadence' started by Carson, Aug 6, 2004.

  1. Carson

    Carson Guest

    Hi

    what's verilog-A? is it something related to analog? is there any tools from
    cadence support that?

    Thanks
     
    Carson, Aug 6, 2004
    #1
  2. Carson

    Andrew Beckett Guest

    Verilog-A is an analog behavioural modelling language.

    See http://www.accellera.com and http://www.verilog-ams.com/

    You may also want to look at the new book "The Designer's Guide to Verilog-AMS"
    by Ken Kundert and Olaf Zinke (Kluwer Academic Publishers).

    It is supported in Cadence in spectre (the first simulator to support
    Verilog-A), and also in the AMS Designer simulator.

    Regards,

    Andrew.
     
    Andrew Beckett, Aug 8, 2004
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. verilog code to netlist

  2. mismateched "by order" port connection in Verilog

  3. How to integrate Matlab, c++, and verilog

  4. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  5. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  6. I-Q FIR filter using verilog/verilog-a gives no output on one channel

  7. how to make Verilog netlist without a Verilog license

  8. problem with verilog-in in when using arithmetic shift in verilog vode.

Loading...