Verifying a Nanowire transistor model in Cadence

Discussion in 'Cadence' started by spartan, Nov 4, 2008.

  1. spartan

    spartan Guest

    Hello,
    I have a spectre model for nanowire transistor. The person who
    designed this model claims that it is working. I tried to use this
    model for differential LC tank VCO and power amplifier (class E); I
    have been unable to design it. For LC tank VCO, I could not get stable
    waveform. Now I really want to verify this model. Is there any test
    strategy that I can use to confirm this model for high frequency?
    Thank you in advance
     
    spartan, Nov 4, 2008
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Verifying folder structure

  2. Equivalent width of a transistor (Cadence extraction)

  3. Transistor in same ratio (100/2 & 50/1), what is the different?

  4. transistor noise in TRAN simulation

  5. Can I do LVS between gate netlist and transistor netlist in Diva?Thanks

  6. multi-model CDF for transistor symbol

  7. characterization of a Nanowire transistors

  8. verifying 3GB mode ...

Loading...