using Zero Order Hold in Cadence

Discussion in 'Cadence' started by Manivannan, Sep 20, 2004.

  1. Manivannan

    Manivannan Guest

    Hai all,

    i tried using the Q'ZOH() option of VHDL-AMS in Cadence , but it did
    not work out, gave a message that the feature is not supported. Is
    there any other way of doing this in VHDL-AMS itself, rather than
    doing ZOH alone in verilog and then combining with the other codes

    thanks
    Manivannan
     
    Manivannan, Sep 20, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Z zero elevation needed

  2. Rotate line to zero

  3. If getint value ends in a zero...

  4. Different Results between Unix Cadence 4.46 and Linux Cadence 5.032

  5. Is there any way to grab and hold a license in Skill code?

  6. problem fixing hold violations in cadence encounter.

  7. spectre PSS/Pnoise on Sampling & Hold Circuit

  8. Print sheets reverse order when using SSM

Loading...