Silicon ensemble delay extraction

Discussion in 'Cadence' started by tritue, Feb 19, 2004.

  1. tritue

    tritue Guest

    Hi all

    We use silicon ensemble 5.4 to extract the delay from the layout

    We have an error but we do not known how to fix it.

    "Can not save routing information because: no g_cell"

    any body have any idea ??
    Thank.
     
    tritue, Feb 19, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Silicon Ensemble 5.4 TLF Problem

  2. Silicon Ensemble then Manual Layout

  3. SOS! Silicon Ensemble "CONNECT RING" error

  4. SOS!what can I do if Silicon Ensemble keep giving "violation" message?

  5. What's the common utilization ratio in Silicon Ensemble P&R in practice for a mid-large design?

  6. HELP ME! Just one open remaining on chip after CONNECT RING in Silicon Ensemble?

  7. silicon ensemble layout of individual modules

  8. LVS: pin layer (Silicon Ensemble 2 Virtuoso)

Loading...