Silicon Emsemble

Discussion in 'Cadence' started by Pankaj Golani, Aug 24, 2004.

  1. Pankaj Golani

    Pankaj Golani Guest

    HI

    I want to generate the SDF file adter P&R usign Se.for that i have the
    ..tlf file for the library.But the problem is that my library has some
    cmplex sequential cells in which the timing from the input to the
    output depends on the state of the internal nodes.So can silicon
    ensemble understand the concept of internal nodes as it was giving me
    an error while acepting the internal node.

    Thanks
    Pankaj
     
    Pankaj Golani, Aug 24, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Silicon Ensemble 5.4 TLF Problem

  2. ruledeck for strain-induced mismatch in silicon

  3. Silicon Ensemble then Manual Layout

  4. SOS! Silicon Ensemble "CONNECT RING" error

  5. SOS!what can I do if Silicon Ensemble keep giving "violation" message?

  6. What's the common utilization ratio in Silicon Ensemble P&R in practice for a mid-large design?

  7. HELP ME! Just one open remaining on chip after CONNECT RING in Silicon Ensemble?

  8. silicon ensemble layout of individual modules

Loading...