Hi, I am trying to develop the schematic to layout . I would like some leads on how to create layout from the cells from the schematic It is digital and analog but not semiconductor electronics. It is superconducting electronics and cadence cells developed in my group and both layout and schematic. So the netlist is a hierarchical netlist. I am trying to do a schematic driven layout. But i want to automate it.