Running XL from a netlist

Discussion in 'Cadence' started by Tim, Sep 26, 2005.

  1. Tim

    Tim Guest

    Hi,

    I have been running XL from an spice impoeted netlist and it has been
    working great on lower level blocks. When I move up the next level in
    hierarchy XL doesn't add the connectivity for the lower level blocks I
    created, it is giving an error complaining that the block doesn't match
    and is looking for the lower level devices in the block. I found that
    if I remove all lower device statements in the SUBCKT (make it an empty
    SUBCKT) all works fine.

    This is ok but if the block needs to be editted it can't be done in XL
    since the SUBCKT in the netlist is empty.

    Is there a way to stop this behavior?

    Thanks in Advance,
    Tim
     
    Tim, Sep 26, 2005
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. spectre hung? any other way of doing spice netlist extraction from extracted view for post-layout si

  2. create schematic from netlist ?

  3. Can I do LVS between gate netlist and transistor netlist in Diva?Thanks

  4. netlist extraction from gdsii file only.

  5. ocean design() function wants netlist to be named netlist

  6. advance simulation time without running simulation and then re running

Loading...