RTL Compiler

Discussion in 'Cadence' started by giohdl, Jul 20, 2006.

  1. giohdl

    giohdl Guest

    Hi,

    I need to simulate a gate-level netlist from RC 4.2.2
    Can anybody knows how to generate an
    sdf file from RC?

    I've used the "write_sdf" command but the program says
    that it's obsolete and doesn't accept any option.
    Moreover the RC documentation doesn't tell
    anything about "write_sdf"

    Thank you.
     
    giohdl, Jul 20, 2006
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. rtl compiler

  2. RTL-Compiler [read in the Netlist]

  3. Problem with gated clocks in RTL compiler

  4. RTL compiler doesn't insert buffers between PAD pin and top levelports to fix DRVs.

  5. Problems with synthesis using RTL compiler and PKS

  6. RTL Compiler settings

  7. netlist editing in RTL compiler

  8. RTL Compiler: loading of "schematics"

Loading...