reg layout automation

Discussion in 'Cadence' started by noreply, Jun 23, 2009.

  1. noreply

    noreply Guest

    Dear all,
    Is there any person in our forum who has done layout automation(Of
    course, we all have done automation in one form or the other...In this
    case by layout automation i meant automatic generation of layout from
    schematic with DRC and LVS clean)...
    Could you please suggest me how to go about it(I'm currently trying to
    do some automation with the same context as above)...
    Is there any documents(presentation/paper) available in web which can
    be useful in this regard,

    Thanks ,
    lokesh rajendran.
     
    noreply, Jun 23, 2009
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Checking for reg keys?

  2. Can "Arg" files be used like "Reg" files?

  3. .reg file & path variable problem

  4. Intelligent Design Automation of VLSI Layout

  5. reg documentation for automatic layout router

  6. reg the symbol "|" in layout-xl

  7. reg automatic router for analog layout in virtuoso

  8. reg MARK NET option in layout

Loading...