reduce priority of simulation precess (spectre/verilog)

Discussion in 'Cadence' started by tritue, Jan 28, 2005.

  1. tritue

    tritue Guest

    How can I set the default priority of the spectre/verilog process
    automatically ?
    We have to run renice every time the simulation start to reduce the priority
    of the spectre process. Is there an easier way to do it??
     
    tritue, Jan 28, 2005
    #1
  2. tritue

    Andrew Beckett Guest

    This can be done with a cdsenv setting:

    spectre.init processPriority int 0

    or the SKILL function:

    envSetVal("spectre.init" "processPriority" 'int 0)

    The number has to be between 0 and 20 - I think 20 is the "nicest" (i.e.
    lowest priority), but I can't remember for certain. Look up ipcSetPriority()
    in the documentation for more details.

    Note, the above will only have an effect before you start an ADE session (I
    think).

    Andrew.
     
    Andrew Beckett, Feb 1, 2005
    #2
  3. tritue

    tritue Guest

    Thank you


     
    tritue, Feb 1, 2005
    #3
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  2. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  3. Simulating Verilog-A model using spectre.

  4. Simulating Verilog-A model using spectre.

  5. transmission line as verilog-a or spectre-HDL

  6. I-Q FIR filter using verilog/verilog-a gives no output on one channel

  7. how to make Verilog netlist without a Verilog license

  8. problem with verilog-in in when using arithmetic shift in verilog vode.

Loading...