Problem converting VHDL to schematic.

Discussion in 'Cadence' started by Francisco, Oct 19, 2004.

  1. Francisco

    Francisco Guest

    I'm folowing the "Guide to VHDL In for Design Framework II" of Cadence IC
    5.033
    In the first example, you have to import to VHDL, then a netlist and then a
    schematic.
    I can import without errors to VHDL and netlist, but schematic fails with
    the following vhdlin.err file:
    @(#)$CDS: vhdlin version 5.0.0 12/08/2003 21:26 (intelibm12) $ Mon Oct 18
    20:56:10 2004

    vhdlin: *F,14: one argument(s) is/are expected for the parameter
    (label_height).

    vhdlin.log file is empty and vhdlin.summary was not created. I've searched
    in the documentation but I can't find any parameter named "label_height".
    I've followed the tuturial step by step, so I'm not sure what could be
    wrong and can't find any help about this problem anywere else.
    Any idea on how to solve this problem? (or were could I find a solution?)
    Thank you very much

    Francisco
     
    Francisco, Oct 19, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. verilog to schematic problem.

  2. problem with using "Real" type signals in VHDL-AMS on ncsim

  3. Simulation Problem with Archaric VHDL model

  4. Converting synthesized VHDL/Verilog to spice netlist

  5. VHDL test bench (Cadence problem)

  6. Instantiating a schematic view in another schematic

  7. Converting V7 cell library to V8 problem

  8. Problem converting Arabic text in autocad to pdf

Loading...