Non Rectangular Floorplan in Silicon Ensemble

Discussion in 'Cadence' started by theo, May 9, 2005.

  1. theo

    theo Guest

    Dear All,

    is there a way to have a rectilinear (non-rectangular shape like L, U etc.)
    placement (and routing) in Silicon Ensemble ?

    Regards

    Theodore
     
    theo, May 9, 2005
    #1
  2. theo

    mk Guest

    You can do add blockages for the areas which you don't want cells/nets
    to be placed/routed which more or less gives you the same result.
     
    mk, May 10, 2005
    #2
  3. theo

    tnk11 Guest

    The problem is the IO pins do not follow the shape, rather they will
    stick to the rectangle shape...

    tnk
     
    tnk11, May 11, 2005
    #3
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Silicon Ensemble 5.4 TLF Problem

  2. Silicon Ensemble then Manual Layout

  3. SOS! Silicon Ensemble "CONNECT RING" error

  4. SOS!what can I do if Silicon Ensemble keep giving "violation" message?

  5. What's the common utilization ratio in Silicon Ensemble P&R in practice for a mid-large design?

  6. HELP ME! Just one open remaining on chip after CONNECT RING in Silicon Ensemble?

  7. silicon ensemble layout of individual modules

  8. rectangular extruded hole centered on rectangular surface?

Loading...