netlist editing in RTL compiler

Discussion in 'Cadence' started by Piyush, Jul 1, 2009.

  1. Piyush

    Piyush Guest

    Hi everyone

    I've a design which has 2 subdesigns. What i want to do is to see all
    the nets going from one subdesign to another and to insert a special
    standerd cell(defined in technology library) in between all the nets.
    I am unable to figure how this thing can possibly be done in encounter
    rtl compiler.
    please anyone having idea how to do that share your views.

    Regards
     
    Piyush, Jul 1, 2009
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. rtl compiler

  2. RTL-Compiler [read in the Netlist]

  3. RTL Compiler

  4. Problem with gated clocks in RTL compiler

  5. RTL compiler doesn't insert buffers between PAD pin and top levelports to fix DRVs.

  6. Problems with synthesis using RTL compiler and PKS

  7. RTL Compiler settings

  8. RTL Compiler: loading of "schematics"

Loading...