net connectivity in cadence composer

Discussion in 'Cadence' started by atul799, Apr 13, 2007.

  1. atul799

    atul799 Guest

    i have an instance<31:0> and one of the pins of this (say A<31:0>) has
    to be connected to X<0> and X<1> such that A<15:0> connect to X<0> and
    A<31:16> connect to X<1>.
    is something like this possible -- 16*X<0>,16*X<1> for pin/net
    declaration
     
    atul799, Apr 13, 2007
    #1
  2. atul799

    Svenn Are Bjerkem Guest


    I don't have the results handy, but I think you have to use patch
    elements and connection by name on the connecting side. I think your
    suggestion is about 50% of the final solution, but I have to try to
    find some papers ...
     
    Svenn Are Bjerkem, Apr 16, 2007
    #2
  3. atul799

    Andrew Beckett Guest

    No need to use a patch. Label the net:

    X<0:1*16> or X<0*16,1*16>

    If you'd have wanted it to alternate between X<0> and X<1> across the
    32 bits, it would have been X<(0:1)*16>

    Andrew.
     
    Andrew Beckett, Apr 17, 2007
    #3
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Is "net looping" a problem in "Connectivity Verification" of SE?

  2. Connectivity -> Mark Net option in VLE

  3. Pin based via and net connectivity in VLE Custom Layout.

  4. spice netlist 2 schematic (cadence composer)

  5. Cadence Schematic Composer: copying and pasting in forms

  6. Finding a net name and replacing the Net Expression property Name

  7. Not Getting "Select Via Layers for Mark Net" form while doing Mark Net

  8. Connectivity Mark Net for temporary layers

Loading...