mapping vector names to flat netlist nodes

Discussion in 'Cadence' started by Riaz, Sep 12, 2004.

  1. Riaz

    Riaz Guest

    Hi All,

    I have a flat extracted netlist where nodes are numbered like 2, 3, 4,
    etc.
    I want to apply test vectors using vector file. I don't know how to
    map vector names to the circuit nodes.

    Thanks
     
    Riaz, Sep 12, 2004
    #1
  2. Riaz

    Andrew Beckett Guest

    What kind of netlist? What simulator?

    In certain files you can use the OSS syntax [#/I1/I2/net1] (i.e. a
    hierarchical schematic name, in square brackets, with a hash (pound
    for the Americans) preceding the schematic name). This then gets
    mapped to the netlist name (I think it is # - you can look this up in
    the OSS (Open Simulation System) documentation).

    Andrew.
     
    Andrew Beckett, Sep 13, 2004
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. How export Calibre layout netlist that contain subckt nodes and power nodes.

  2. Can I connect two global nodes in a Dracula LVS Spice netlist?

  3. Flat Verilog netlist - out

  4. How do I create a flat spectre netlist from the ADE?

  5. Netlist names all FETs "subcircuit"

  6. File names corresponding to the Cell names get added by % per letter.

  7. Is there any way to get a flat netlist (cdl) from a hierarchicalnetlist (cdl)

Loading...