Lookup Table in Verilog-A

Discussion in 'Cadence' started by Shanthi Pavan, Feb 23, 2004.

  1. Hi,

    I want to implement a look-up table in Verilog-A. Earlier posts
    indicate that it is possible, but I couldnt find any refrence to this
    in the Verlilog-A documentation. Am I missing something here ? Any
    help is greatly appreciated.

    -Shanthi
     
    Shanthi Pavan, Feb 23, 2004
    #1
  2. $table_model is the function you're looking for. Search for table_model should
    find it in the docs.

    Andrew.
     
    Andrew Beckett, Feb 23, 2004
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.