library characterization

Discussion in 'Cadence' started by firegardeneve, May 31, 2005.

  1. firegardeneve

    firegardeneve Guest

    Hello

    I am trying to characterize an asynschronous circuit family. The cells
    in this library have bidirectional pins and loops. Sggnalstorm Library
    Charecterizer seems to be having problems with these loops. I tried
    breaking the loops by creating dummy pins but that doesn't work either.


    Does anybody have experience with Signalstorm or any other library
    characterization tools that handle loops?

    Thanks
     
    firegardeneve, May 31, 2005
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Block library creator?

  2. vlax-import-type-library??

  3. Nee library DWG of 700+ block directory

  4. Block Library with SLD

  5. New Slide Library?

  6. Library Manager - new Library

  7. characterization of a Nanowire transistors

Loading...