Hi all, is there a way to simulate the effect of mismatch in parasitics (in particular parasitic diodes)? The pn junction of n-wells for PMOS are not in the schematic. 1) How could I get them from the extracted view? 2) How could I simulate the mismatch in those? Thanks, marco