Intelligent Design Automation of VLSI Layout

Discussion in 'Cadence' started by cschen, Jun 3, 2005.

  1. cschen

    cschen Guest

    A research group of Da-Yeh university in Taiwan has developed some
    automation utilities for cadence design system with some features as
    following:
    1. ready for analog, digital, mixed signal IC design,
    2. ready for various generation of process technology,
    3. systematically parametric design to save labor effort to a certain
    extent, i.e., shorten the time to market,
    4. Chip in a Day


    A operation demo could be found at
    http://ching-shun.myweb.hinet.net/ida-9405.wmv

    contact person:

    Have a nice day!
     
    cschen, Jun 3, 2005
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Changing layer states from layout to layout

  2. VLSI layer description

  3. JOB Opening- Sr. IC design CAD Engineer (VLSI) - Southern, CA

  4. A very good VLSI chip design website

  5. PG Diploma in VLSI Design using FPGA- new batch strating from 4th Dec08

  6. reg layout automation

  7. Intelligent CAD Services provided by CADservicesspain.com

  8. Intelligent Entity

Loading...