Insertion delay

Discussion in 'Cadence' started by rajan, Sep 17, 2004.

  1. rajan

    rajan Guest

    Hi,
    I am new to this. So, I want to ask you.
    What is insertion delay, clock_arrival_time and departure time.

    Thanks in advance.
     
    rajan, Sep 17, 2004
    #1
  2. rajan

    Mike Treseler Guest

    Mike Treseler, Sep 18, 2004
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. delay

  2. Silicon ensemble delay extraction

  3. Interconnect delay annotation in VerilogXL

  4. gate sizing and interconnect delay

  5. results of distributed analysis only after delay available ?

  6. How to export the plot of delay versus temperature to a ASCII file inADE?

  7. delay analoglib ams setup

  8. very long plotting delay

Loading...