how to simulate Vth mismatch in spectre

Discussion in 'Cadence' started by kalmany, Oct 25, 2005.

  1. kalmany

    kalmany Guest

    Hi guys,

    I would like to simulate a simple matched differentail amplifier.
    If I am interested in only Vth variation, how can I simulate the
    mismatch effect?

    I put the dc voltage source (2sigma_vth variation) in series with gate
    of + input transistor and put dc voltage source(-2sigma_vth variation)
    in series with gate of - input transistor.

    Is this way correct?
    And usually how many sigma_vth variation are used for mismatch
    simulation?

    Thanks.

    h.s
     
    kalmany, Oct 25, 2005
    #1
  2. kalmany

    John O'Donovan Guest

    Hi,

    If you are using bsim3v3 or bsim4 models, you can use the instance
    parameter "delvto" to change Vth for the individual transistors, i.e.

    m1 d g s b nmos ..... delvto=2*sigma_vth variation
    m2 1 2 3 4 nmos ..... delvto=-2*sigma_vth variation

    Regards,
    John
     
    John O'Donovan, Oct 25, 2005
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. How to simulate CMOS leakage current with Spectre?

  2. How to set process/mismatch parameters in Ocean?

  3. dual Vth assignment with PKS

  4. Query regarding to read and simulate the spice netlist in Cadence Spectre

  5. how to automatically simulate ADE states one by one

  6. How to simulate netlist with gated clock?

  7. Port order Mismatch in spectre netlist

  8. How to simulate Oscilaltors in Cadence spectre

Loading...