How to simulate CMOS leakage current with Spectre?

Discussion in 'Cadence' started by Eric Lau, Apr 18, 2004.

  1. Eric Lau

    Eric Lau Guest

    Hi, all, I'm wondering if anyone knows how to simulate CMOS leakage
    current with Cadence Spectre? I need to get the leakage data for
    various CMOS logic gates (e.g.,NAND2, NOR3 etc). Right now I simply
    run DC analysis to get the current, but looks like the value is too
    small (~pA) for a .25u/.18um process. Any inputs are highly
    appreciated!
    Best regards,
    Eric

    p.s.: Another question, how do I extract AD/AS/PD/PS to fill in the
    NMOS/PMOS waveform? Thanks!
     
    Eric Lau, Apr 18, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. TCAD input deck for a 180nm cmos technology

  2. Multithreshold CMOS question

  3. how to simulate Vth mismatch in spectre

  4. Query regarding to read and simulate the spice netlist in Cadence Spectre

  5. How to simulate netlist with gated clock?

  6. Leakage currents & mismatch

  7. How to draw the IIP3 versus bias current in spectre?

  8. How to simulate Oscilaltors in Cadence spectre

Loading...