How to eliminating timing violating paths?

Discussion in 'Cadence' started by renee, Aug 13, 2008.

  1. renee

    renee Guest

    Hi,

    In the soc encounter, I inserted and synthesized the clock tree,
    and do Timing optimization of Post-CTS, and run SRoute, NanoRoute, and
    then run Timing optimization of Post-Route, but there were still
    timing violatining paths.

    How can I delete them eventually?

    Thank you in advance!

    Renee
     
    renee, Aug 13, 2008
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Support File Search Paths - Adding Paths

  2. Eliminating double lines and text

  3. Ambit/PKS - Timing problem

  4. PKS timing

  5. Why my timing parametrs don't show up in my verilog netlist

  6. Timing library (TLF) files problem

  7. Timing Optimization in Encounter

  8. problem about timing analysis in soc encounter

Loading...