generate sdf

hi
I am a newbie in ASIC, I have written a structural verilog code, and
synthesized using BuildGates, i would like to ask which command i should use
for generate sdf file? (for back annotation).

Thank you.

Carson

 

Try "write_sdf" but this will only be an estimate. You have to do P&R
and extraction to get more accurate delays.