GDS and verilog

Discussion in 'Cadence' started by direct2world, Jan 22, 2005.

  1. direct2world

    direct2world Guest

    Hi all,

    I've been told that there is a way to import a GDS and map it to a
    corresponding verilog netlist to recrete a databse that can be then
    used to export a full DEF. This is using Open Access. Is this the
    case?

    Thanks.
     
    direct2world, Jan 22, 2005
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  2. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  3. Can I find out the output resistance (rds or gds) of MOSFET directly from Spectre simulation (w/o us

  4. Re-number GDS layers

  5. How to get TOPCELLNAME from a GDS file without opening any GUI?

  6. I-Q FIR filter using verilog/verilog-a gives no output on one channel

  7. how to make Verilog netlist without a Verilog license

  8. problem with verilog-in in when using arithmetic shift in verilog vode.

Loading...