Gated clock CTS in SoCEncounter

Discussion in 'Cadence' started by zjlee516, Apr 19, 2007.

  1. zjlee516

    zjlee516 Guest

    When I have an gated clock in my design, when doing CTS in
    socencounter, does encounter treat the DFF as transparent, and ignore
    the sink point of the DFF,
    ______ ---------
    | | | |
    -------| DFF |--A------- ....... -------| DFF|
    ------------ ---------
    DFF_A

    As described in above, point A is generated clock, then the other sink
    points are derived from A, when doing CTS, does DFF_A be treated as
    transparent, only calculate the delay ck->Q. And the balance for clock
    skew will only take place between other DFFs?

    Thank you~~
     
    zjlee516, Apr 19, 2007
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. why SE KEEPS telling me that I don't have clock net?

  2. Need tool for Clock tree generation

  3. How to simulate netlist with gated clock?

  4. Problem with gated clocks in RTL compiler

  5. removing "false" gated clock nets in encounter when fixing DRVs (cap,tran)

  6. time gated pwl

  7. Finding distributor for new ergonomic product for CTS and RSI in the world

Loading...