Gate level tool for Soft error rate estimate

Discussion in 'Cadence' started by Koustav, Sep 19, 2007.

  1. Koustav

    Koustav Guest

    Hello everybody,

    Does anybody know of a gate level soft error estimator. I mean
    something which can give me a soft error rate based on the technology
    mapped gate level netlist. I know SEAT-LA of Penn State does this...
    has anyone used this tool before?


    Thanks,
    Koustav
     
    Koustav, Sep 19, 2007
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Mutli-Level Logic To 2-Level Logic Conversion

  2. how to perform gate-level simulation with verilog-XL

  3. gate-level simulation problem

  4. How to estimate the size of the chip from the netlist?

  5. estimate Cox of a pmos

  6. top-level-assembly param 'quantity' linked to part-level param 'number' ??

  7. can't mate part level point or sketch point to assembly level sketch (arc)

  8. How to transform top level bBox into an instance bBox(top level tolevel1) ?

Loading...