error while extracting

Discussion in 'Cadence' started by ch.titus, Dec 2, 2007.

  1. ch.titus

    ch.titus Guest

    hii every body,

    when i completed the lyout of my circuit and run drc i have no errors
    found.. but when i extract the circuit
    there is one error like 'CANNOT MATCH TERMINAL COUNTS FOR NMOS IVPCLL
    NCSU_ANALOG PARTS"
    please suggest me how can i remove this error

    titus
     
    ch.titus, Dec 2, 2007
    #1
  2. ch.titus

    Svenn Are Bjerkem Guest

    Did you run a separate lvs before running extraction? (I assume
    assura, but maybe you are using a different tool?)
     
    Svenn Are Bjerkem, Dec 3, 2007
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. siminfo error while creating netlist

  2. Broken pipe error while using CADENCE

  3. Error while netlistin when adding pins in VerilogA

  4. Error while extracting layout

  5. Error while running cadence!

  6. Error message while using ordinate dimensions

  7. Error in form while using dwgthumbnail.ocx

  8. MSI Error: 1602 While installing ADT2005

Loading...