Does anyone use Cadence Testbuilder?

Discussion in 'Cadence' started by PCBman, Mar 14, 2007.

  1. PCBman

    PCBman Guest

    I was wondering if anyone used Cadence's Testbuilder as a higher-level
    verification
    language... I know it's free, but I did not see many posts in google's
    archives, which
    leads me to believe (perhaps erroneously) that the practicing industry
    didn't adopt it.

    What's the most appropriate way to verify (functionally) a 10/100 ethernet
    MAC?
    I've heard the terms "constrained random testbenches" thrown around quite a
    bit,
    and the books I've skimmed say this approach is the wave of the future. Or
    does someone know of vendors (or open-source) verification-library for a
    10/100
    core?
     
    PCBman, Mar 14, 2007
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Does anyone have a LISP to modify all open drawings

  2. (Does anyone know of a Routine?) Sorting and Filtering Materials Layers List in AutoCAD Render.

  3. Does anyone actually use this...[RANT]

  4. Does anyone use IMOLD by Manusoft

  5. Does anyone here use (or have) the Draco 12 Ditizer by Qtronix?

  6. Does anyone use Aussie draftsmen for overnight service

Loading...