data Input - Silicon ensemble

Discussion in 'Cadence' started by Seagull, May 10, 2005.

  1. Seagull

    Seagull Guest

    Hi,

    Could anyone pls inform me how to translate the design data details
    from Virtuoso composer schematic to Silicon Ensemble

    thanks in advance

    Seagull
     
    Seagull, May 10, 2005
    #1
  2. Seagull

    S. Badel Guest

    You can input verilog or DEF netlists into SE.

    I used to do this:
    File->Export->PRFlatten
    => creates an autoLayout view
    File->Export->DEF
    => export the autoLayout to DEF

    stéphane
     
    S. Badel, May 10, 2005
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Silicon Ensemble 5.4 TLF Problem

  2. Silicon Ensemble then Manual Layout

  3. SOS! Silicon Ensemble "CONNECT RING" error

  4. SOS!what can I do if Silicon Ensemble keep giving "violation" message?

  5. What's the common utilization ratio in Silicon Ensemble P&R in practice for a mid-large design?

  6. HELP ME! Just one open remaining on chip after CONNECT RING in Silicon Ensemble?

  7. silicon ensemble layout of individual modules

  8. LVS: pin layer (Silicon Ensemble 2 Virtuoso)

Loading...