Control Virtuoso custom placer for optimization

Discussion in 'Cadence' started by mark, Nov 26, 2003.

  1. mark

    mark Guest

    Hi all,

    As I know that Virtuoso custom placer (VCP) can optimize wire length of
    placement with constraints on fixed pin or macro position, It seems that in
    Layout XL, placement task can be done by VCP based on IC shape-based
    technology, Could it possible to drive VCP during these optimization loop?
    for example, adding analog constraints in placement cost calculation of
    placement optimization.

    Regards,
    Mark
     
    mark, Nov 26, 2003
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Lisp node memory utilization and optimization.

  2. VXL-placer form -- how to auto-populate the field: rules?

  3. Optimization simulation in the Cadence

  4. Virtuoso Custom Placer (VCP) question

  5. Timing Optimization in Encounter

  6. Auto Placer Document

  7. custom digital placer placing blocks of 2 standard cell height alongwith normal std cells

  8. Optimization needed...

Loading...