Conformal compare retiming netlist and RTL

Discussion in 'Cadence' started by Davy, Nov 3, 2006.

  1. Davy

    Davy Guest

    Hi all,

    I use conformal to compare logic with netlist and RTL. But some logic
    is synthesized by retiming. Can I set some constraints to compare
    retiming netlist and RTL? And is set Black-box means just compare the
    input and output logic of the Black-box?

    Best regards,
    Davy
     
    Davy, Nov 3, 2006
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Can I do LVS between gate netlist and transistor netlist in Diva?Thanks

  2. RTL-Compiler [read in the Netlist]

  3. conformal abort points

  4. "unmapped point" in Conformal

  5. RTL compiler doesn't insert buffers between PAD pin and top levelports to fix DRVs.

  6. netlist editing in RTL compiler

  7. RTL netlist icfb import issue

Loading...