clock root in synthesis

Discussion in 'Cadence' started by vipan, Sep 20, 2004.

  1. vipan

    vipan Guest

    Hi,

    I have a synthesized (netlist) block called "block_A". I have put a
    constraint on the port "clk_A" during the synthesis of the block_A. Now,
    I want to use this synthesized block in upper level block, which doesn't
    have the "clk_A" port on it, but I would like to constrain it at this level.
    I used the following command in Ambit (using hierarchy):


    But, it doesn't seem to work. I would appreciate if somebody helps me in
    this.

    Also, what is the equivalent command in SYNOPSYS.


    Regards,
    Vipan
     
    vipan, Sep 20, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Root Folders

  2. why SE KEEPS telling me that I don't have clock net?

  3. Need tool for Clock tree generation

  4. How to simulate netlist with gated clock?

  5. Gated clock CTS in SoCEncounter

  6. removing "false" gated clock nets in encounter when fixing DRVs (cap,tran)

  7. Root-locus plot

  8. Getting the root of the macro

Loading...