Guys, Anyone know of a quick way to convert cdl netlist to verilog please ? Thanks, Aaron.
Hm... well, CDL is a netlist, while Verilog is a descriptive language. I see no reason why it *couldn't* be done, but I'm not so sure it *ought* to be done... What problem are you trying to solve with this? Have you looked at the Design Data Translator's Reference (cds_root/doc/transref/transref.pdf), chapter 5? That will tell you how to import a CDL netlist into a database; from there, you should be able to use ADE, etc., though I have to admit that I'm unfamiliar with CDL.
The problem with verilog import is parameter. let say we have a transistor w=3u l=0.5u. How can we write a verilog description to import this transitor + parameter into a schematic? Any idea ? It will be much simpler usinf cdlIn with ic5.141 TTT