Cadence synthesis tool from VHDL to netlist?

Discussion in 'Cadence' started by EEngineer, Feb 16, 2007.

  1. EEngineer

    EEngineer Guest

    Hi,

    what is the new synthesis tool that replaced Cadence's BuildGates? Is
    it possbile to do the netlist synthesis from VHDL using the icfb
    package?

    Thanks,
    Dan
     
    EEngineer, Feb 16, 2007
    #1
  2. EEngineer

    Andrew Beckett Guest

    RTL Compiler is the newer synthesis tool. This is not part of icfb (nor was
    BuildGates).

    Andrew.
     
    Andrew Beckett, Feb 16, 2007
    #2
  3. EEngineer

    EEngineer Guest

    What are other synthesis tools, other then from Cadence, for netlist
    synthesis from VHDL?
     
    EEngineer, Feb 17, 2007
    #3
  4. EEngineer

    Andrew Beckett Guest

    Design Compiler, from Synopsys. There are almost certainly others too, but this
    is not my area of expertise.

    Regards,

    Andrew.
     
    Andrew Beckett, Feb 20, 2007
    #4
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. how to run VHDL-AMS Simulation in Cadence

  2. Converting synthesized VHDL/Verilog to spice netlist

  3. Tool for Dynamic Logic Synthesis

  4. how to increase blow up limits of a quantity in Cadence VHDL-AMS simulator

  5. Can cadence do VHDL?

  6. VHDL test bench (Cadence problem)

  7. Visual IP Designer interresting new EDA tool/Automatic VHDL Generation

  8. Cadence/Ambit BuildGates post synthesis simulation

Loading...