analogLib problem when using spectreVerilog simulator

Discussion in 'Cadence' started by pdw, Jun 12, 2008.

  1. pdw

    pdw Guest

    Hello,

    I am trying to do a mixed signal simulation using the spectreVerilog
    simulator in cadence.
    I made a small schematic consisting of a verilog block, some analog
    components and a couple of elements from the analogLib. A config view
    is made and configured. For all the components, the correct view to
    use is indicated.

    When I want to start a simulation, I get the error message: "The
    analogLib library you have currently loaded is not convenient for
    simulator spectreVerilog".

    How can solve this problem?

    Regards,
    Pieter
     
    pdw, Jun 12, 2008
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. SpectreVerilog "choose anaylses" problem

  2. Is the spectreVerilog simulator much faster with IC/5.1.41_usr2 than with IC/5.0.33 ?

  3. Any experience with the sp1tswitch from analogLib?

  4. Problem encountered during simulating with spectreVerilog

  5. analogLib problem

  6. set the parameters of the fourier component from analogLib

  7. Power dissipation using T-spice simulator

  8. Using analogLib port as a differential input instead of balun

Loading...