about the netlist genarated by spectre

Discussion in 'Cadence' started by mendenz, Dec 2, 2005.

  1. mendenz

    mendenz Guest

    the voltage source isn't the define of voltage type in my netlist.
    lt's a correct netlist:
    V1(vdd gnd!) vsource dc=3 type=dc
    but in my netlist,the voltage source is definded as follow:
    V1(vdd gnd!) vsource dc=3
    so,if the voltage source is pwl or pulse,the simultion can't be go on.

    how to deal with the problem???
     
    mendenz, Dec 2, 2005
    #1
  2. mendenz

    Andrew Beckett Guest

    From your rather vague description, my guess is that you've generated the
    netlist from ADE, and the source type is missing. This is most likely to be due
    to the fact that you've not told the netlister it needs to use CDF-based
    netlisting instead of NLP-based netlisting. Do:

    setenv CDS_Netlisting_Mode Analog

    before starting DFII, or you can also put:

    setShellEnvVar("CDS_Netlisting_Mode=Analog")
    cdsSetNetlistMode()

    in your .cdsinit

    If I've guessed the right problem from your description, this should solve it.

    Regards,

    Andrew.
     
    Andrew Beckett, Dec 2, 2005
    #2
  3. mendenz

    dreamday Guest

    Thanks to Andrew.
    The problem occured after acrode reader installed, so when I deleted
    the directory ".adobe",
    everything turns right.
     
    dreamday, Dec 2, 2005
    #3
  4. mendenz

    Andrew Beckett Guest

    That seems an extremely unlikely explanation to me! I can't see why that could
    have anything to do with this.

    Andrew.
     
    Andrew Beckett, Dec 2, 2005
    #4
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Please help me! strange thing: Cadence ICFB extraction vs. spectre netlist extraction?

  2. Can I do LVS between gate netlist and transistor netlist in Diva?Thanks

  3. ocean design() function wants netlist to be named netlist

  4. How do I create a flat spectre netlist from the ADE?

  5. Query regarding to read and simulate the spice netlist in Cadence Spectre

  6. how to run a full spice netlist not the subcircuit in the spectre

  7. How to estimate the size of the chip from the netlist?

Loading...