About floorplan and route using SOC Encounter

Discussion in 'Cadence' started by mediative, Sep 7, 2005.

  1. mediative

    mediative Guest

    Now I encounter a problem，a teacher want me to floorplan and route
    the block without the pad？ She support me the block.v,block.sdc,and
    relevant libraries. but I donot know cleary how can I do the power plan
    without the pad information ?
    power rings can not build? Please help me about these questions.thank u!
     
    mediative, Sep 7, 2005
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. what must be associated in verilog file with LEF when imported in the SOC ENCOUNTER?

  2. problem about timing analysis in soc encounter

  3. Hierarchical place and route with Encounter (power routing to blocks)

  4. What do these two tools used in?? (1st Encounter / Soc Encounter)

  5. Power calculation using SoC Encounter

  6. Placing Virtuoso Data using SoC Encounter

  7. Soc Encounter 7.1 & search and repair routing after assembleDesign

Loading...