Cadence

Page 67 of 85
Sort By:
Title Start Date
Replies Views
Last Message ↓
  1. jason

    how to plot cgs of mos transistor in Hspice with level 49

    jason, Oct 10, 2004
    Replies:
    1
    Views:
    779
    fogh
    Oct 18, 2004
  2. fogh

    SKILL q: how do I reorder a tree represented as nested lists intobottom-up ?

    fogh, Oct 8, 2004
    Replies:
    19
    Views:
    823
    Jean-Marc Bourguet
    Oct 18, 2004
  3. whoami

    x86-64 binaries and Intel EM64T?

    whoami, Oct 16, 2004
    Replies:
    1
    Views:
    805
    Kim Enkovaara
    Oct 18, 2004
  4. Tom_Ding

    A question about SKILL

    Tom_Ding, Oct 8, 2004
    Replies:
    2
    Views:
    804
    [email protected]
    Oct 18, 2004
  5. Raf Karakiewicz

    SKILL?

    Raf Karakiewicz, Oct 15, 2004
    Replies:
    2
    Views:
    523
    G Vandevalk
    Oct 18, 2004
  6. Pankaj Golani

    Interconnect delay annotation in VerilogXL

    Pankaj Golani, Oct 15, 2004
    Replies:
    0
    Views:
    740
    Pankaj Golani
    Oct 15, 2004
  7. Sharon Oh

    Large gds file

    Sharon Oh, Oct 13, 2004
    Replies:
    1
    Views:
    905
    gennari
    Oct 15, 2004
  8. Suresh Jeevanandam

    Passing points from 'enterPath' to 'changeEnterFun'

    Suresh Jeevanandam, Oct 9, 2004
    Replies:
    3
    Views:
    761
    Andrew Beckett
    Oct 14, 2004
  9. Svilen

    primitives library for Cadence IC5

    Svilen, Oct 11, 2004
    Replies:
    3
    Views:
    700
    Erik Wanta
    Oct 13, 2004
  10. ricky

    X's during simulation

    ricky, Oct 11, 2004
    Replies:
    3
    Views:
    643
    [email protected]
    Oct 12, 2004
  11. El Andrew

    Spectre Sims Do Not Update

    El Andrew, Oct 5, 2004
    Replies:
    4
    Views:
    835
    El Andrew
    Oct 12, 2004
  12. Erik Wanta

    more control of display.drf

    Erik Wanta, Oct 11, 2004
    Replies:
    1
    Views:
    873
    S. Badel
    Oct 12, 2004
  13. AllieBagwell

    (no subject)

    AllieBagwell, Sep 13, 2004
    Replies:
    5
    Views:
    902
    fogh
    Oct 11, 2004
  14. Manuel Koch

    Virtuoso/LVS hierarchical net connection problems

    Manuel Koch, Oct 7, 2004
    Replies:
    5
    Views:
    962
    Diva Physical Verification
    Oct 9, 2004
  15. Sunay

    Assura RCX

    Sunay, Oct 8, 2004
    Replies:
    0
    Views:
    969
    Sunay
    Oct 8, 2004
  16. Suresh Jeevanandam

    Connectivity -> Mark Net option in VLE

    Suresh Jeevanandam, Sep 29, 2004
    Replies:
    2
    Views:
    1,287
    Suresh Jeevanandam
    Oct 8, 2004
  17. Sylvio Triebel

    How to set process/mismatch parameters in Ocean?

    Sylvio Triebel, Oct 6, 2004
    Replies:
    3
    Views:
    723
    fogh
    Oct 8, 2004
  18. Danny

    NF Simulation (PSS & PNOISE) of an UP CONVERTER MIXER

    Danny, Oct 8, 2004
    Replies:
    0
    Views:
    797
    Danny
    Oct 8, 2004
  19. Nikolaos Kasparidis

    Cdl Export parameters missing

    Nikolaos Kasparidis, Oct 7, 2004
    Replies:
    2
    Views:
    1,576
    Nikolaos Kasparidis
    Oct 8, 2004
  20. Rajeswaran M

    Simple Way to get QTrek techfile from CDS Techfile??

    Rajeswaran M, Sep 28, 2004
    Replies:
    3
    Views:
    899
    fogh
    Oct 7, 2004
  21. Jal

    Viewing multi-dimensional arrays in Simvision

    Jal, Oct 5, 2004
    Replies:
    3
    Views:
    1,975
    Jal
    Oct 7, 2004
  22. A. B.

    contact well for pmos pcell does not materialize

    A. B., Oct 6, 2004
    Replies:
    0
    Views:
    912
    A. B.
    Oct 6, 2004
  23. David

    Help on IP3 simulation in cadence

    David, Oct 6, 2004
    Replies:
    0
    Views:
    724
    David
    Oct 6, 2004
  24. fogh

    bsim5

    fogh, Oct 4, 2004
    Replies:
    3
    Views:
    518
    fogh
    Oct 5, 2004
  25. fogh

    how do I get rid of this evalstring() ?

    fogh, Oct 1, 2004
    Replies:
    2
    Views:
    690
    fogh
    Oct 4, 2004
  26. gennari

    Virtuoso odd DBUUU scale problem

    gennari, Oct 3, 2004
    Replies:
    0
    Views:
    782
    gennari
    Oct 3, 2004
  27. Dave Riedner

    useAltergroup

    Dave Riedner, Oct 1, 2004
    Replies:
    1
    Views:
    503
    Andrew Beckett
    Oct 3, 2004
  28. Josef Wageneder

    Absturz nach Extractor-Start (Cadence)

    Josef Wageneder, Sep 30, 2004
    Replies:
    3
    Views:
    541
    fogh
    Oct 1, 2004
  29. fogh

    spice numbers, perl, aptivia , and the GPL

    fogh, Oct 1, 2004
    Replies:
    0
    Views:
    681
    fogh
    Oct 1, 2004
  30. JonDole

    How to "push" into a mosaic or symbolic object?.

    JonDole, Sep 26, 2004
    Replies:
    1
    Views:
    852
    Harish
    Sep 30, 2004
  31. svenn.are

    Does awd cache its data, and if where are they?

    svenn.are, Sep 30, 2004
    Replies:
    1
    Views:
    954
    Satya Mishra
    Sep 30, 2004
  32. hol

    What comes after NC-verilog 5.1 (LDV51)?

    hol, Sep 27, 2004
    Replies:
    3
    Views:
    907
    fogh
    Sep 30, 2004
  33. Torgny Johansson

    Cell libraries and place and route

    Torgny Johansson, Sep 27, 2004
    Replies:
    7
    Views:
    1,313
    Torgny Johansson
    Sep 30, 2004
  34. Paul Gray

    jumpers

    Paul Gray, Sep 29, 2004
    Replies:
    0
    Views:
    480
    Paul Gray
    Sep 29, 2004
  35. shanthi sudalaiyandi

    regarding power calculation

    shanthi sudalaiyandi, Sep 29, 2004
    Replies:
    0
    Views:
    662
    shanthi sudalaiyandi
    Sep 29, 2004
  36. George

    Assura Question-Cap Extraction

    George, Sep 24, 2004
    Replies:
    2
    Views:
    864
    Paul F
    Sep 27, 2004
  37. fogh

    random bitstream generator.

    fogh, Sep 16, 2004
    Replies:
    5
    Views:
    942
    fogh
    Sep 27, 2004
  38. svenn.are

    Change company and sourcelink account hiccup

    svenn.are, Sep 24, 2004
    Replies:
    2
    Views:
    954
    [email protected]
    Sep 27, 2004
  39. MOSripper

    OPAMP simulation using SPECTRE

    MOSripper, Sep 27, 2004
    Replies:
    0
    Views:
    848
    MOSripper
    Sep 27, 2004
  40. fogh

    how to carefully setEnvVal() ?

    fogh, Sep 22, 2004
    Replies:
    6
    Views:
    523
    Andrew Beckett
    Sep 26, 2004
  41. Jay Smith

    Assura LVS questions: layout and schematic match but got an ELW

    Jay Smith, Sep 3, 2004
    Replies:
    6
    Views:
    1,343
    Ethan Dawe
    Sep 26, 2004
  42. Rick

    Assura and NFS deleting old runs

    Rick, Sep 21, 2004
    Replies:
    7
    Views:
    954
    Bernd Fischer
    Sep 24, 2004
  43. Max

    Physically Hierarchical design flow in PKS and SE

    Max, Sep 14, 2004
    Replies:
    1
    Views:
    835
    puzzled
    Sep 24, 2004
  44. Joon

    how to setup tstab in pss and pdisto

    Joon, Sep 22, 2004
    Replies:
    1
    Views:
    682
    Andrew Beckett
    Sep 23, 2004
  45. Vincent

    Which accuracy should I set? (Spectre Simulation)

    Vincent, Sep 23, 2004
    Replies:
    0
    Views:
    1,023
    Vincent
    Sep 23, 2004
  46. Joon

    how to setup tstab in pss and pdisto

    Joon, Sep 22, 2004
    Replies:
    1
    Views:
    840
    fogh
    Sep 22, 2004
  47. Erik Wanta

    layout wiggle on descend

    Erik Wanta, Sep 1, 2004
    Replies:
    4
    Views:
    757
    Erik Wanta
    Sep 21, 2004
  48. Tracy Groller

    Net/Pin Search

    Tracy Groller, Sep 21, 2004
    Replies:
    0
    Views:
    579
    Tracy Groller
    Sep 21, 2004
  49. Nikolaos Kasparidis

    dlDlistToIcon misbehaviour

    Nikolaos Kasparidis, Sep 21, 2004
    Replies:
    0
    Views:
    601
    Nikolaos Kasparidis
    Sep 21, 2004
  50. Manivannan

    using Zero Order Hold in Cadence

    Manivannan, Sep 20, 2004
    Replies:
    0
    Views:
    967
    Manivannan
    Sep 20, 2004
Showing threads 3,301 to 3,350 of 4,243

Thread Display Options

Loading...
Page 67 of 85

Want to ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can get expert answers for your own question.